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Abstract  
 
In this paper, high-efficiency design methodology of a zero-voltage-switching full-bridge (ZVS-FB) pulse width modulation 
(PWM) converter for server-computer power supply is discussed based on self-driven synchronous rectifier (SR) performance. 
The design approach focuses on rectifier conduction loss on the secondary side because of high output current application. 
Various-number parallel-connected SRs are evaluated to reduce high conduction loss. For this approach, the reliability of gate 
control signals produced from a self-driver is analyzed in detail to determine whether the converter achieves high efficiency. A 
laboratory prototype that operates at 80 kHz and rated 1 kW/12 V is built for various-number parallel combination of SRs to 
verify the proposed theoretical analysis and evaluations. Measurement results show that the best efficiency of the converter is 
95.16%. 
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I. INTRODUCTION 
Nowadays, high efficiency is an important key parameter 
in power converter design to provide good utilization of 
energy sources. Energy demand for Internet data centers 
increases continuously because of the rapid development of 
information technology. Therefore, data centers or server 
power systems need efficient power supplies to save energy 
and increase power density [1]-[6]. 
For Internet data center applications, 
zero-voltage-switching full-bridge (ZVS-FB) pulse width 
modulation (PWM) converter or phase-shifted full bridge 
(PSFB) converter is usually preferred because of its 
advantages, such as high conversion efficiency, high power 
density, and low electromagnetic interference (EMI) [1]-[3], 
[6]-[16]. For the secondary side, the use of a center-tapped 
rectifier is common because of the low output voltage and 
high output current of server power supplies [2], [6], [8]. In 
these applications, secondary-side conduction loss is 
dominated by the total conversion losses. Thus, the design 
optimization procedures proposed in literature usually take 
into account the secondary-side conduction loss of the 
converter to achieve high efficiency [2], [8], [11]. 
Synchronous rectifier (SR) is usually preferred to reduce 
conduction loss in converters with low output voltage and 
high output current applications. The parallel combination of 
SR achieves high efficiency effectively, as presented in [2]. 
In this method, eleven SRs are parallel connected, and the 
switching frequency is kept low to reach high efficiency. 
However, the use of an active gate drive method to drive SRs 
increases the complexity and the cost of the converter design. 
The self-driver method that generates the drive signals by 
using a power transformer is a simpler and more affordable 
solution than the active drive method [8], [17], [18]. 
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Current-driven or voltage-driven self-drivers can drive the 
SRs. A current-driven self-driving method proposed in [19] 
requires a current transformer to sense the output current and 
an external circuit that delivers the sensed current to a DC 
voltage source. A current transformer and an external circuit 
make the driver design complex and costly. An optimal 
phase- shifted full-bridge converter design is proposed in [8] 
uses a current-driven self-driver method proposed in [9]. This 
method is also a complex solution that requires a current 
transformer and makes the converter design more 
complicated compared with active gate drive methods.  
A voltage-driven self-driver methods with an auxiliary 
method is proposed in [20]. The performance of this method 
depends strongly on the coupling of the transformer windings. 
It provides SR conduction even if the primary voltage is zero 
during dead time. This is the most prominent feature of the 
proposed self-driver method using an auxiliary winding when 
it uses in the converters operating with dead time. The 
method is also a simple and cheap solution. The performance 
of the proposed self-driver was tested for various transformer 
designs that have different couplings and for 22.5 W output 
power. However, detailed operation analysis taken into 
account the gate source capacitance or parallel connection of 
SRs, the stray inductance on the gate line and the body diode 
conduction has not been evaluated to obtain the best 
efficiency at high power levels.  
Another solution to extend the gate drive signal of SRs 
during dead time is proposed in [21]. In the method, a 
regulated voltage is produced on the secondary side of the 
transformer to extend the gate drive voltages of SRs when the 
primary voltage is zero. The method requires two separate 
auxiliary windings and an extra voltage regulator circuit. The 
method has a complex structure, and therefore, it is a costly 
solution. The proposed method in [22] uses output inductor 
voltage to turn on SRs and uses the power transformer for the 
turn-off process of SRs to provide the conduction of SRs 
during dead time. However, this method requires two 
metal–oxide–semiconductor field-effect transistors 
(MOSFETs), two diodes, and two auxiliary windings coupled 
with the output inductor. Thus, the increased component 
number makes the method unattractive. 
In this paper, high-efficiency ZVS-FB PWM DC–DC 
converter design methodology for server computer power 
supply based on the self-driven SR performance is proposed. 
The self-driven circuit proposed in [20] is used to drive 
parallel-connected SRs because of its simplicity, which 
allows operation during dead time. The purpose of this work 
is to reduce high conduction loss at the secondary side by the 
optimum number of self-driven SRs connected in parallel. 
The increase in efficiency was achieved in [2] by the parallel 
connection of active controlled SRs, as mentioned earlier. 
However, a parallel-connected self-driven SR approach has 
not been proposed and implemented yet. The parallel  
 
 
Fig. 1. Schematic of the ZVS-FB converter with 
parallel-connected SRs. 
 
connection of the SRs increases the stray inductance on the 
gate line of SRs. Thus, inductance resonates with large 
gate–source capacitance of parallel-connected SRs during the 
operation of the converter, and this resonance can destroy the 
gate terminal of the SRs. Moreover, large gate–source 
capacitance and stray inductance on the gate line create 
delays on the gate voltage of the SRs, which extends the body 
diode conduction interval. Therefore, in this study, a variable 
number of self-driven parallel-connected SRs were evaluated 
in terms of oscillation, reliability and delay times of the gate 
voltage, and body diode conduction interval to achieve 
maximum efficiency. The proposed optimal design procedure 
was validated with a server power supply prototype 
implemented for 1 kW output power, 12 V output voltage, 
and 80 kHz operation frequency. 
The rest of the paper is organized as follows: Section II 
presents the operation of power stages of the conventional 
ZVS-FB PWM converter. Section III presents the power loss 
analysis of the converter. Section IV evaluates the detailed 
SR self-driver analysis. Section V presents the experimental 
results. Section VI provides the conclusions. 
 
II. OPERATION OF ZVS-FB PWM DC–DC 
CONVERTER 
The circuit schematic of ZVS-FB PWM converter is shown 
in Fig. 1. A center-tapped rectifier is used because of low 
output voltage and high output current applications. In the 
circuit schematic, S1–S4 are the primary switches, which 
include antiparallel diodes and parasitic capacitors. nxSR1 and 
nxSR2 are the parallel-connected SRs used to reduce 
conduction losses. LM is the mutual inductance, and Ls 
includes the leakage inductance of the transformer and 
additional inductance series connected to the primary side of 
the transformer. Lo and Co are the output filter components, 
Vin is the input voltage source, and Vo is the output voltage. 
The transformer of the converter has N turns ratio. 
In the powering stages, two diagonal MOSFETs of each 
leg are turned on, and in the freewheeling stage, the upper or 
lower side MOSFET (S1 or S4) and an antiparallel diode of 
the opposite MOSFET (S3 or S2) are switched on. During the 
output current commutation, the secondary side is clamped to 
the zero, and both SRs are turned on so the conduction loss is 
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high in this mode. However, the SRs will help to reduce 
conduction loss compared with the diode rectifier. In the 
ZVS-FB converter, the switching losses are reduced 
significantly by allowing a delay time between the control 
states of two diagonal switches. During this delay time, the 
parasitic capacitors of MOSFETs in one leg are 
discharged/charged, and ZVS turn-on is achieved. 
The analytical model of the converter is required to 
provide the design optimization. Optimization can be derived 
using a basic operation principle of the converter. The 
operation key waveforms of the converter and the equivalent 
circuit diagrams of the switching states are given in Figs. 2 
and 3, respectively. The operation of the ZVS-FB PWM 
converter can be explained in detail through three operation 
stages, which are presented as follows: 
Stage 1 (t0–t1): This stage starts at t=to through the 
conduction of S1 and S2. Thus, constant DC input voltage is 
applied to the primary side of the transformer, and the 
primary current increases linearly from the Ip1 operation point. 
During this interval, SR1 is at on-state, and the power is 
transferred to the output, as shown in Fig. 3(a). The primary 
current change for this operation can be written as  
'
'( )
p in o
o s
di V V
dt L L



,   (1) 
where Vo’ and Lo’ represent the reflected output voltage and 
the output filter inductor to the primary side, which can be 
written as 
'o oV nV          (2) 
and 
2'o oL n L .          (3) 
At t=t1, the primary current reaches its peak value Ip-pk, and 
this stage is completed. 
Stage 2 (t1–t3): At t=t1, S1 is turned off, and the reflected 
output current charges and discharges the parasitic capacitors 
of the S1 and S4 MOSFETs, as shown in Fig. 3(b). At t=t2, the 
charge and discharge of the parasitic capacitors are completed. 
The reflected output current is always enough to charge and 
discharge the parasitic capacitors of MOSFETs in the leading 
leg because of high output current application. After the 
completion of charge and discharge processes, at t=t2, 
freewheeling mode starts with the conduction of antiparallel 
diode of S4 MOSFET, as shown in Fig. 3(c). Thus, the 
primary windings of the transformer are short circuited. At 
the secondary side, SR1 is turned on and conducts the output 
current. In the freewheeling mode, the control signal of S4 is 
applied to achieve ZVS turn-on. In this interval, the charge 
and discharge times of the parasitic capacitors are very short; 
therefore, these time intervals can be neglected. Thus, the 
primary current change can be written as 
'
'
p o
o s
di V
dt L L


.    (4) 
 
Fig. 2. Operational key waveforms of the ZVS-FB converter 
with the center-tapped rectifier. 
 
At t=t3, the primary current reaches Ip2, S2 turns off, and 
this stage finishes.  
Stage 3 (t3–t5): In this stage, the parasitic capacitors of S2 
and S3 MOSFETs are charged and discharged by turning off 
S2, as shown in Fig. 3(d). In this interval, SR2 also turns on, 
while SR1 is under on condition. Thus, output current 
commutation starts from SR1 to SR2, and the secondary side 
of the transformer is short circuited. The output current 
cannot be reflected to the primary side. Therefore, to provide 
ZVS turn-on of the lagging leg switches, the stored energy in 
Ls inductance has to be enough because no energy is reflected 
from the output. After the output capacitor of S3 discharges 
completely, at t=t4, the antiparallel diode of S3 conducts, as 
shown in Fig. 3(e). Then, the input voltage with inverse 
direction is applied to the primary side. The output current 
commutation continues between two SRs, and the secondary 
side of the transformer is still short circuited. In this stage, to 
achieve ZVS turn-on of the S3, the control signal of the S3 
MOSFET should be applied while its antiparallel diode is on. 
If the charge and discharge time interval of the parasitic 
capacitor is neglected, then the primary current change for 
this stage can be written as follows: 
p in
s
di V
dt L
  .          (5) 
In this operation interval, the output current commutation 
at the secondary side causes lost duty cycle, ΔD, because no 
energy is transferred from the input to the output. This  
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(a) (t0–t1). 
 
(b) (t1–t2). 
 
(c) (t2–t3). 
 
(d) (t3–t4). 
 
(e) (t4–t5). 
Fig. 3. Equivalent circuits belong to the switching states of the 
ZVS-FB converter with the center-tapped rectifier: (a) t0–t1; (b) 
t1–t2; (c) t2–t3; (d) t3–t4; and (e) t4–t5. 
 
situation can be defined approximately as 
2
  o s s
in
I L f
D
NV
   (6) 
where fs is the switching frequency, and Io represents the 
output current. At t=t5, the primary current is changed from 
Ip2 to –Ip1, and the half of one switching period is completed. 
The remaining half cycle operates with the same principle but 
with a change in the direction of the primary current and 
voltage. 
 
III.  POWER LOSS ANALYSIS 
The total power losses of the ZVS-FB PWM DC–DC 
converter mainly come from the magnetic components, the 
primary semiconductors, and the secondary semiconductors. 
To compute the power loss, the calculation procedure that 
applies data sheet parameters can be derived as follows: 
A. Magnetic Components 
The magnetic components of the converter are composed 
of the transformer and the output filter inductor. The losses of 
the magnetic components consist of the copper and the core 
loss. The copper losses can be estimated by using 
high-frequency AC resistance of the windings as follows: 
2 2
sec sec2     Cu Tr p RMS AC pr RMS ACP I R I R  (7) 
where RAC-pr and RAC-sec are the AC resistance of the primary 
and secondary windings, respectively, Ip-RMS is the root mean 
square (RMS) current value of the primary windings, and 
Isec-RMS is the RMS current value flowing in secondary 
windings. 
The core losses can be extracted by using Steinmetz 
equation given as follows: 
Core Tr s mP Kf B V 
  .  (8) 
The parameters of k, β, and α are found by curve fitting. Bm 
is the peak value of the magnetic flux density applied to the 
transformer, and V is the volume of the core. 
The losses of the output filter inductor are calculated 
through the same approach applied for the transformer loss 
calculation. However, the output current has very small 
high-frequency AC component compared with its DC 
component. Therefore, skin effect and proximity effects can 
be neglected in the copper loss calculation. The core loss is 
usually neglected because the magnetic flux density variation 
is extremely small. Thus, the copper loss can be written as 
2
 Cu Lo o DC LoP I R   (9) 
where RDC-Lo is the DC resistance of the windings of the 
output filter inductor. 
B. Primary Semiconductors 
The MOSFETs were used as primary switches in the 
converter because of their high-frequency operation 
capability. The switching loss and the conduction loss are 
taken into account in the optimization of MOSFETs. The 
turn-on switching loss of the leading leg MOSFETs can be 
accepted as zero because of their soft switching turn-on 
process. The lagging leg MOSFETs is also turned on with the 
ZVS up to a certain load condition. Under light load 
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conditions, the switching loss for the lagging leg MOSFETs 
can be defined as 
2
,
1
2 .
2sw on lagg lagg r s
P C V f        (10) 
In Equ. (10), Vr is the remaining voltage across equivalent 
resonant capacitor Clagg in the lagging leg after the dead time 
interval is completed. Vr can be defined as follows: 
2
s
r in p
lagg
L
V V I
C
      (11) 
where Ip2 is the primary current starting resonance between 
the Ls and Clagg and also the turn-off current of the lagging leg 
MOSFETs, as shown in Fig. 2. The turn-off switching loss of 
the switches at each leg can be written as 
,
1
2sw off lead in p pk f s
P V I t f      (12) 
and 
, 2
1
2sw off lagg in p f s
P V I t f  ,    (13) 
where Ip-pk is the turn-off current of the leading leg MOSFETs, 
tf is the falling time obtained from the datasheet of 
MOSFETs.  
The conduction loss of a primary MOSFET is defined by 
2
rcond pr pr MOSFET RMS p MOSFET onP I R      (14) 
where Ipr-MOSFET-RMS is the RMS current value that flows in the 
primary MOSFETs, and Rpr-MOSFET-on is the turn-on resistance 
of the primary MOSFETs. 
The drive loss of a MOSFETs can be written as 
21
2drive GS GS s
P C V f    (15) 
where CGS is the gate–source capacitance of the MOSFET, 
and VGS is the drive voltage applied to the gate–source 
terminal of the MOSFET. 
C. Secondary Semiconductors 
The losses of the secondary switches are calculated using 
the same approach applied for the primary MOSFETs. A 
parallel combination of SRs is considered to reduce high 
conduction losses because of the application of high output 
current. Thus, the conduction loss of SRs can be extracted by 
2
,
SR on
SR cond SR RMS
SR
R
P I
n

     (16) 
where ISR-RMS is the RMS current that flows in the 
parallel-connected SRs, RSR-on is the conduction resistance of 
the SR, and nSR is the number of parallel-connected SRs. 
The switching loss of the SRs can be neglected because 
SRs are turned on and off during the freewheeling operation 
interval of the converter, which gives approximately zero 
voltage across the SRs.  
The body diodes of the SRs conduct to provide a current 
path below the threshold voltage level during the turn-on and 
turn-off transitions of the SRs. The conduction losses of the  
 
Fig. 4. Power loss breakdown of the proposed ZVS-FB converter 
based on switching frequency. 
 
body diodes will be evaluated in detail in Section IV. 
D. Loss Breakdown Based on Switching Frequency 
To evaluate the switching frequency effects on power loss 
analysis, the loss breakdown of the proposed ZVS-FB 
converter based on the switching frequency was extracted and 
presented in Fig. 4. The MOSFETs on the primary side are 
turned off hard in the ZVS-FB converter, as mentioned earlier. 
This limits the switching frequency of the converter. The 
switching and driving loss increase the total power loss of 
primary switches Ppr-MOSFETs while the switching frequency 
increases. The secondary switches have approximately zero 
switching loss because they are turned on and off during the 
freewheeling interval of the converter. The driving loss 
increases the total power loss of secondary switches PSR with 
increased switching frequency. 
The magnetic flux density variation of the transformer is 
reduced by the increase in the switching frequency. Thus, the 
core loss of the transformer reduces at the increased 
switching frequency operations. The high-frequency AC 
resistance losses of the windings can be reduced by using thin 
copper foils or litz wire in the transformer design. Proximity 
effects can also be reduced by the interleaved transformer 
design. Therefore, conduction loss does not change the total 
power loss of transformer PTR at high-switching-frequency 
regions. The core loss change is more dominant than the 
winding loss; thus, the loss variation curve drops in Fig. 4. 
The AC component variation of the output filter inductor is 
very small; therefore, its power loss PLo is not affected by the 
frequency change. 
 
IV. PERFORMANCE EVALUATION OF THE 
SELF-DRIVEN SECONDARY SWITCHES 
SR is usually used to reduce high conduction loss and 
obtain high efficiency for low output voltage and high output 
current applications. Thus, in this optimal design approach, 
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SR is considered for the secondary switches of the 
center-tapped rectifier. The parallel combination of SRs also 
helps to further reduce high conduction loss. To drive the SRs, 
two options, namely, active drive and self-driven techniques, 
are applicable. The self-driven method generating signal by 
using an auxiliary winding or a directly power transformer is 
a cheap and simple option compared with the active gate 
drive method. However, the parallel combination of the SRs 
works safely depending on the self-driver performance 
because of high stray inductance on the gate line of the SRs. 
The self-driver technique, which uses an auxiliary winding 
proposed in [20], is selected to drive the SRs because the 
self-driven circuit keeps the gate voltage above the threshold 
voltage when the primary voltage is zero. The circuit 
schematics of the self-driver and the equivalent circuits that 
operates it are given in Figs. 5 and 6, respectively. A detailed 
analysis of the self-driver is given in [20] and [23]. The 
effects of the parallel-connected SRs on self-driver 
performance are discussed in this section. 
In the equivalent circuit of the self-driver, Rg is the series 
gate resistor connected to the gate terminal of the SR. Rp is 
the parallel resistor connected to the gate–source terminal of 
the SR. Le represents the total inductance on the gate line of 
SRs. Le includes the stray inductance on the printed circuit 
board (PCB) and the leakage inductance of the auxiliary 
winding. The voltage across the auxiliary winding is 
represented by vg. CGS is the internal gate–source capacitance 
of the SR. SR1 and SR2 are the SRs used for the center-tapped 
rectifier. 
In the operation of the self-driver, the gate–source 
capacitance of SR1 is charged when Vg voltage is positive, and 
the same charge current discharges the gate–source capacitor 
of SR2, as shown in Fig. 6(a). Thus, the gate voltage of SR2 
drops to zero, and D2 diode conducts. Then, the gate–source 
terminal of SR2 is clamped by the drop voltage of D2, -VD2. 
The gate voltage expressions that belong to each SR can be 
extracted by analyzing the equivalent circuit given in Fig. 
6(a) as follows: 
0
1 1 0
1
22
0
2
0
2
2
1
1 4
2
1
4
24
g p
G S G S
p g
( t t )
V R
v ( t ) v ( t )
R R
e ( cosh( ( t t ) )
sinh( ( t t ) ))
 
  

   
  

 
 
 
 
 
 

 

 
 
;   (17) 
0
2 2 0
1
22
0
2
02
2
1
1 4
2
1
4
24
g p
G S G S
p g
( t t )
V R
v ( t ) v ( t )
R R
e ( cosh( ( t t ) )
sinh( ( t t ) ))
 
  

 
    
 
    
  

 
  
 
;  (18) 
 
 
Fig. 5. Self-driver circuit proposed in [20]. 
 
   
            (a) vg>0.               (b) vg=0. 
 
Fig. 6. Equivalent circuits of the self-driver operation principle. 
 

 g p GS e
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L C R
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2 
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R R
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 ;              (20) 
1 0 2 0( ) ( )G S G S thv t v t V  ;   (21) 
and 
in
G
V
V
N
          (22) 
In the aforementioned equations, the gate–source voltage of 
each SR at t=t0 is assumed to be higher than threshold 
voltage, Vth.  
During the dead time period or while the primary voltage 
of ZVS-FB converter is zero, the gate–source capacitance of 
SR1 discharges, and its discharge current charges the 
gate–source capacitance of SR2, as shown in the equivalent 
circuit given in Fig. 6(b). Thus, both gate–source 
capacitances have the same voltage level, which can maintain 
both SRs in the on condition during the output current 
commutation of the converter. On the basis of the analysis of 
the equivalent circuit given in Fig. 6(b), the gate voltage 
expressions are found as follows: 
1
2
1 1 1
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12
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2
1
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24
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2 1 2( )G S Dv t V  ;  (25) 
and 
1 1 2( )G S g Rg Dv t V V V   ,    (26) 
when the Vg voltage is negative, same operation principle 
given for positive Vg works with the inversed current 
direction. 
A. Gate Voltage Oscillation Analysis 
The increase in the number of parallel-connected SRs can 
cause a large stray inductance on the gate line because of the 
long interconnections. Thus, an overshoot can occur on the 
gate voltage because of the resonance between the gate 
capacitance and the inductance, which includes the stray 
inductance on the PCB and the leakage inductance of the 
transformer. The parallel connection of the SRs also causes 
large gate–source capacitance. The change in the gate voltage 
according to the inductance value on gate line, Le, and gate 
capacitance, CGS, was calculated by using Equ. (24). In the 
calculations, the gate voltage was not damped because Rg 
resistor is selected as 0.1 Ω to show the effect of CGS and Le 
on gate voltage oscillation. The IRFP4110Pbf MOSFET that 
has 9.62 nF gate–source capacitance was used as the SR, 
taking into consideration the output rates of the converter. 
The variation of Le was assumed to vary between 3 nH and 28 
nH. The calculation results are plotted in Fig. 7. The increase 
in the gate capacitance reduces the peak value of the gate 
voltage because of the limited gate charge current. The graph 
also shows that increasing Le causes the high peak value of 
the gate voltage. This voltage oscillation can be damped by 
suitable gate resistance Rg and parallel-connected resistance 
Rp. Fig. 8 evaluates the gate voltage response for different Rg 
and Rp values. As shown in Fig. 8(b), Rp variation cannot 
effectively damp the gate voltage oscillation occurred with 
0.1 Ω gate resistance. Rg and Le are the main parameters to 
improve the quality of the gate voltage of SRs. 
B. Delay Times and Body Diode Conduction Analysis 
In driver optimization, the body diode conduction period is 
also an important parameter to evaluate conduction loss. The 
body diodes of SRs conduct until the gate voltage reaches the 
threshold voltage and after the gate voltage falls below the 
threshold voltage level. The rising and falling edge delay 
times can be extracted by the gate voltage waveforms plotted 
with gate voltage expressions, which are given in Equs. (24) 
and (18), respectively, because these expressions define the 
charge and discharge of the gate–source capacitances of SRs. 
 
Fig. 7. Gate voltage response for different CGS and Le values. 
 
 
(a) 
 
(b) 
Fig. 8. Gate voltage response for different (a) Rg and (b) Rp 
values. 
 
The varying delay times on the rising and falling edges as a 
function of the inductance on the gate line and gate 
capacitance were calculated and plotted in Fig. 9. In the 
calculations, threshold voltage of IRFP4110Pbf MOSFET is 
obtained as 2 V from its datasheet. Fig. 9(a) shows that the 
rising edge delay time is extended with the increase in 
inductance value and gate capacitance. However, in Fig. 9(b),  
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(a) 
 
(b) 
Fig. 9. (a) Rising edge and (b) falling edge delay times as 
functions of CGS for different Le. 
 
the falling edge delay is decreased by the increase in 
inductance value on the gate line and increased by the 
increase in gate capacitance. The large inductance value 
limits the discharge of the gate capacitance. Thus, the gate 
voltage belatedly falls to the threshold voltage and body 
diode conduction at the falling edge decreases. However, this 
condition can cause an overshoot problem; thus, the 
inductance on the gate line cannot be a parameter to reduce 
body diode conduction period. According to the performance 
analysis, low Le provides the best results in terms of 
oscillation on the gate voltage and body diode conduction. 
In the proposed analytical model, Le value was supposed to 
predict the gate voltage behavior. Determination of the real 
inductance value requires a three-dimensional magnetic 
modeling technique, which is not the focus of this study. 
To prevent the shoot-through problem, the following 
analysis that determines the limit of falling edge delay time is 
presented. Fig. 10 shows the conduction of the SR1 and its 
body diode. The body diode of SR1 conducts at the rising 
edge and the falling edge of the gate control voltage. The 
conduction loss of the body diode can be written with the  
 
 
Fig. 10. Key waveforms belonging to the operation of SR1. 
 
help of the given waveforms as follows: 
1
2cond body s FW DBf f DBr r
P f V ( I t I t )      (27) 
where VFW is the drop voltage of the body diode, and IDBf and 
IDBr are the secondary current values when SR1 is turned off 
and on, respectively. These current expressions can be written 
as 
2
DBf in fin
DBf
f ss
I V N tV / N
I
t LL / N

  

      
(28) 
2
in in rDBr
DBr
r ss
V / N V N tI
I
t LL / N

  

.      (29) 
In Equs. (28) and (29), ∆tf and ∆tr are the falling and rising 
edge delay times of the gate voltage evaluated in Fig. 9, 
respectively. These time intervals also show the body diode 
conduction intervals. Thus, to prevent the shoot-through 
problem, the falling edge delay time can be limited as 
follows: 
1 3p p s
s in
( I I )LD
f V

    (30) 
and 
f
s
D
t
f

  .        (31) 
The calculated body diode conduction loss and the full 
load efficiency variation based on the gate–source 
capacitance are given in Fig. 11. The efficiency values were 
calculated according to power loss analysis given earlier and 
body diode conduction loss given in Equ. (27). The efficiency 
values were marked on the curve of the body diode 
conduction loss variation along the gate–source capacitance 
values. The calculations show that the best efficiency can be 
obtained with the 5xSR operation. The further increase in the  
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Fig. 11. Body diode conduction loss and efficiency variation 
based on gate–source capacitance. 
 
 
Fig. 12. Efficiency variation based on CGS and Le. 
 
parallel connection of SR reduces the efficiency because of 
the extended delay times at the rising and falling edges. 
Fig. 12 shows the efficiency variation as a function of stray 
inductance on the gate line and gate–source capacitance. The 
best efficiency is obtained with the 5xSR operation for all Le 
values. Although the highest Le value shows the highest 
efficiency, the shoot-through problem does not allow the 
operation of the converter. 
 
V. EXPERIMENTAL RESULTS 
A server power supply prototype, which has 12 V output 
voltage and 1 kW output power, was built to verify the 
proposed design approach. The components used in the 
prototype are listed in Table I. The input voltage is obtained 
from a DC power supply with 400 V. The secondary side of 
the converter was separately tested for the 3xSR, 4xSR, 5xSR, 
8xSR, and 10xSR operations. 
In Fig. 13, the gate voltage waveforms of the SRs for the 
3xSR, 5xSR, 8xSR, and 10xSR operations were separately 
given. The measurements were taken with Rg=3.9 Ω and  
TABLE I 
COMPONENTS USED IN THE BUILT PROTOTYPE 
Primary switches CMF20120D 
Secondary switches 
3xIRFP4110Pbf 
4xIRFP4110Pbf 
5xIRFP4110Pbf 
6xIRFP4110Pbf 
8xIRFP4110Pbf 
10xIRFP4110Pbf 
Transformer 
E65/32/27, N:25 
Np=25, Ns=1, Naux=1 
Output inductor, Lo  1.1 μH 
Additional inductor, Ls 15 μH 
Output capacitor 264 μF Ceramic capacitor 
 
Rp=82 Ω. In Figs. 13(a)-13(c), the gate drive voltage of SRs 
during dead time were measured above the 2 V threshold 
voltage. The gate voltage waveforms obtained with the 3xSR, 
5xSR, and 8xSR operations seem to be more reliable 
compared with that obtained by the 10xSR operation. In Fig. 
13(d), the gate voltage has large ringing at the falling edge 
although full input voltage was not applied because of the 
shoot-through problem. 
After the measurement of the gate voltage performance, 
10xSR operation is considered an unsafe operation. Therefore, 
the efficiency measurements were taken with the 3xSR, 4xSR, 
5xSR, 6xSR, and 8xSR operations to validate the theoretical 
analysis. Fig. 14 shows the efficiency curves according to the 
load conditions. The light load efficiency is reduced, while 
the parallel-connected SR number increases because of the 
increase in the driving loss. The maximum efficiency was 
measured with the 5xSR operation as 95% and 94.5% under 
half load and full load condition, respectively. The measured 
maximum efficiency is 5% higher than the efficiency of the 
diode-rectified ZVS-FB converter. The light load efficiency 
of the 3xSR and 4xSR operations is higher than that of the 
5xSR operation. However, their full load efficiencies are 
lower than that of the 5xSR operation. As given in the 
theoretical prediction in Fig. 11, full load efficiency starts to 
decrease after the 5xSR operation. The efficiency values are 
slightly different from the theoretical calculations because the 
inductance on the gate line was assumed to be 28 nH for the 
calculation, and the inductance is not accurately known in the 
measurement.  
The gate voltage was measured for different Rg values, and 
the obtained results were compared in Fig. 15 to evaluate the 
series gate resistance effect on the gate voltage. The 
measurements were taken with the 5xSR operation and 82-Ω 
parallel resistor Rp. The increase in gate resistance extends 
the delay times and the body diode conduction time at the 
rising and falling edges. However, the increase in the gate 
resistance reduces the oscillation on the gate voltage, as  
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(a) 3xSR. 
 
(b) 5xSR. 
 
(c) 8xSR. 
 
(d) 10xSR. 
Fig. 13. Gate voltage waveforms of the SRs under full load 
condition: (a) 3xSR operation, (b) 5xSR operation, (c) 8xSR 
operation, and (d) 10xSR operation. 
 
 
mentioned in the theoretical analysis. 
To evaluate the series gate resistance effect on the 
efficiency, different Rg values were tested with the 5xSR 
operation, and the obtained results are given in Fig. 16. The 
low gate resistance provides the best efficiency at light load 
conditions because the gate drive loss decreases. However, 
the resistor lower than 2 Ω destroyed the gate of the SRs 
because of the undamped low-frequency oscillation on the 
gate voltage. Therefore, the best efficiency was safely 
measured with 3 Ω gate resistance in terms of light load 
efficiency. 
 
Fig. 14. Efficiency measurement according to the load condition. 
 
 
(a) 
 
(b) 
Fig. 15. Gate voltage variation for different Rg values: (a) 
extended rising edge and (b) extended falling edge. M1: Rg=2 Ω, 
M2: Rg=3 Ω, M3: Rg=3.9 Ω, and M4: Rg=5.1 Ω. 
 
 
Fig. 16. Efficiency measurements as the function of Rg. 
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(a) 
 
(b) 
Fig. 17. Gate voltage variation for different Rp values: (a) 
extended rising edge and (b) extended falling edge. M1: Rp=22 
Ω, M2: Rp=39 Ω, M3: Rp=59 Ω, and M4: Rp=82 Ω. 
 
 
Fig. 18. Efficiency measurements as the function of Rp. 
 
The effect of parallel resistor Rp on the gate voltage is 
shown in Fig. 17. The measurements were taken with the 
5xSR operation. The increase in Rp accelerates and delays the 
charge and discharge times of the gate–source capacitance, 
respectively. The measured efficiency evaluation was also 
performed based on Rp variation in Fig. 18. The best 
efficiency under the full load was measured with the highest 
value of Rp at 300 Ω. However, light load efficiency was 
lower with 300 Ω compared with lower values of Rp because 
the driving loss increases with the extended rising time under 
the light load condition. Values that are higher than 300 Ω 
did not further change the efficiency values and negatively 
affect the behavior of the gate voltage oscillation. The 
decrease in Rp reduces the efficiency because of the increase 
in driving loss. For values lower than 59 Ω, the decrease in 
efficiency is more prominent. Therefore, Rp can be selected 
between 82 Ω and 300 Ω, taking into consideration the wide 
load range efficiency. After the evaluation of Rp variation, Rp 
was selected as 82 Ω in the designed prototype to keep light 
load efficiency high. 
The best efficiencies obtained after experimental 
optimization of the series gate resistor and the parallel 
resistor were 95.16% and 94.44% under half load and full 
load condition, respectively. 
 
VI. CONCLUSION 
 
An optimal design procedure of a ZVS-FB PWM DC–DC 
converter based on self-driven SR performance has been 
discussed. In the presented design approach, the operation of 
a self-driver was analyzed, taking into consideration the 
parallel combination of SRs to obtain maximum efficiency. 
According to the proposed analytical model, the best 
efficiency was obtained with the 5xSR operation condition 
because a further increase in the number of the 
parallel-connected SRs extended the body diode conduction 
interval. The decrease in series gate resistor Rg improved the 
light load efficiency, but values lower than 2 Ω destroyed the 
gate terminals of the SRs. The light load efficiency of the 
converter was reduced, while Rg increased. The increase in Rp 
increased the efficiency slightly, while it reduced the light 
load efficiency slightly. For a value lower than 59 Ω, the 
decrease in efficiency was more prominent because of the 
increase in conduction losses in the self-driver. The proposed 
design approach is experimentally validated with a server 
power supply prototype, which has 12 V output voltage and 1 
kW output power. The self-driver parameter optimization 
produced maximum efficiencies of 95.16% and 94.44% 
under half and full load conditions, respectively. 
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